Structured Gate Pattern at M1
Intel enforced restricted design rules in the Penryn as a DFM technique. The structured layout is more reminiscent of a memory array than a traditional logic device. This approach eases the demand on the lithography system, processing and improves device yield.
Subscribe via Feed Burner